

References

- [1] Frank Vahid and Tony Givargis, *Embedded System Design—A Unified Hardware/Software Introduction*, John Wiley and Sons, Inc., MA, 2002.
- [2] Raj Kamal, *Embedded Systems – Architecture, Programming and Design*, Tata McGraw Hill, New Delhi, 2003.
- [3] K. R. Rao and J.J. Hwang, *Techniques and Standards for Image, Video and Audio Coding*, Prentice Hall, Englewood Cliffs, NJ, 1996.
- [4] M. Morris Mano, *Digital Design*, Prentice Hall, NJ, 2002.
- [5] M. Morris Mano and C.R. Kime, *Logic and Computer Design Fundamentals*, Prentice Hall, NJ, 2000.
- [6] Parag K. Lala, *Digital System Design Using Programmable Logic Devices*, Prentice Hall, NJ, 1990.
- [7] J.F. Wakerly, *Digital Design: Principles and Practices*, Prentice Hall, NJ, 2000.
- [8] Franklin P. Prosser and David E. Winkel, *The Art of Digital Design*, Prentice Hall, 1987.
- [9] Charles H. Roth, Jr, *Digital Systems Design Using VHDL*, PWS Publishing Company, Boston, MA, 1998.
- [10] *PAL Programmable Array Logic Handbook*, Monolithic Memories, Santa Clara, CA.
- [11] Samir Palnitkar, *Verilog HDL – A Guide to Digital Design and Synthesis*, Prentice Hall, 2004.
- [12] Michael D. Ciletti, *Advanced Digital Design with the Verilog HDL*, Prentice Hall, 2003.
- [13] Michael John Sebastian Smith, *Application-Specific Integrated Circuits*, Addison-Wesley, 2000.
- [14] D.E. Thomas and P.R. Moorby, *The Verilog Hardware Description Language*, Kluwer Academic Publishers, Boston, 1998.
- [15] J. Bhaskar, *A Verilog HDL Primer*, Star Galaxy Publishing, PA, 1998.
- [16] J. Bhaskar, *Verilog HDL Synthesis*, Star Galaxy Publishing, PA, 2001.
- [17] Bob Zeidman, *Verilog Designer's Library*, Prentice Hall, 1999.
- [18] Mentor Graphics, Wilsonville, OR, www.model.com.
- [19] Synplicity, Inc., Sunnyvale, CA, <http://www.synplicity.com>.
- [20] Xilinx Inc., San Jose, CA, www.xilinx.com.
- [21] N. Ahmed, T. Natarajan and K.R. Rao, Discrete cosine transform, *IEEE Trans. Comput.*, C-23, pp. 90–93, 1974.
- [22] K.R. Rao and P. Yip, *Discrete Cosine Transform: Algorithms, Advantages, Applications*, Academic Press, New York, NY, 1990.
- [23] ISO/IEC JTC1 10918-1-ITU-T Rec. T.81, *Information technology – Digital compression and coding of continuous-tone still images: Requirements and guidelines*, 1994.
- [24] ISO/IEC 11172 *Information Technology: Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbit/s, Part 2: Video*, 1993.

-
- [25] ISO/IEC MPEG 2 standards for generic coding of moving pictures: Part 2, Video, 1998.
 - [26] ISO/IEC 13818-2-ITU-T Rec. H.262 & H263, Generic coding of moving pictures and associated audio information: Video, 1995.
 - [27] B.G. Lee, A new algorithm to compute the discrete cosine transform, *IEEE Trans. Acoust., Speech and Signal Proc.*, ASSP-32, pp. 1243–1245, 1984.
 - [28] B.G. Lee, Input and output index mappings for a prime-factor-decomposed computation of discrete cosine transform, *IEEE Trans. Acoust., Speech and Signal Proc.*, ASSP-37, pp. 237–244, 1989.
 - [29] A.N. Skodras, and A.G. Constantinides, Efficient input-reordering algorithms for fast DCT, *Electron. Lett.*, 27, pp. 1973–1975, 1991.
 - [30] P. Lee and F.Y. Huang, An efficient prime-factor algorithm for the discrete cosine transform and its hardware implementations, *IEEE Trans. Signal Process.*, 42, pp. 1996–2005, 1994.
 - [31] C.L. Wang and C.Y. Chen, High throughput VLSI architectures for the 1-D and 2-D discrete cosine transforms, *IEEE Trans. Circuits Syst. Video Technol.*, 5, pp. 31–40, 1995.
 - [32] Yung-Pin Lee, Thou-Ho Chen, Liang-Gee Chen, Mei-Juan Chen and Chung-Wei Ku, A cost-effective architecture for 8×8 2-D DCT/IDCT using direct method, *IEEE Trans. Circuits Syst. Video Technol.*, 7, 1997.
 - [33] Yukihiko ARAI, Takeshi AGUI and Masayuki NAKAJIMA, A fast DCT-SQ scheme for images, *Trans. IEICE*, E71, pp. 1095–1097, 1997.
 - [34] Yi-Shin Tung, Chia-Chiang Ho and Ja-Lung Wu, MMX-based DCT and MC Algorithms for real-time pure software MPEG decoding, *IEEE Computer Society Circuits and Systems, Signal Processing*, 1, Florence, Italy, pp. 357–362, 1999.
 - [35] H.S. Hou, A fast recursive algorithm for computing the discrete cosine transform, *IEEE Trans. Acoustics, Speech: Signal Proc.*, ASSP-35, pp. 1455–1461, 1987.
 - [36] C. Loeffler, A. Ligtenberg and G.S. Moschytz, Practical fast 1-D DCT algorithms with 11 multiplications, *Proceedings of IEEE ICASSP*, 2, pp. 988–991, 1989.
 - [37] N.I. Cho and S.U. Lee, DCT algorithms and VLSI implementations, *IEEE Trans. Acoust., Speech and Signal Process.*, ASSP-38, pp. 121–127, 1990.
 - [38] N.I. Cho and S.U. Lee, Fast algorithm and implementation of 2-D discrete cosine transform, *IEEE Trans. Circuits Syst.*, 38, pp. 297–305, 1991.
 - [39] Y.P. Lee, T.H. Chen, L.G. Chen, M.J. Chen and C.W. Ku, A cost-effective architecture for 8×8 2D-DCT/IDCT using direct method, *IEEE Trans. Circuits Syst. Video Technol.*, 7, pp. 459–467, 1997.
 - [40] M. Yoshida, H. Ohtomo and I. Kuroda, A new generation 16-bit general purpose programmable DSP and its video rate application, *IEEE Workshop on VLSI Signal Processing*, pp. 93–101, 1993.
 - [41] I. Kuroda, Processor architecture driven algorithm optimization for fast 2-D DCT, *IEEE Workshop on VLSI Signal Processing*, VIII, pp. 481–490, 1995.
 - [42] J. Golston, Single-chip H. 324 video conferencing, *IEEE Micro.*, 16, pp. 21–33, 1996.
 - [43] W. Houli, An 8×8 Discrete cosine transform implementation on the TMS320C25 or TMS320C30, Texas Instruments, Application Rep. SPRA 115, 1997.
 - [44] M. Nakagawa, DCT-based still image compression ICs with bit-rate control, *IEEE Trans. Consum. Electron.*, 38, pp. 711–717, 1992.
 - [45] K. Ogawa, A single chip compression/decompression LSI based on JPEG, *IEEE Trans. Consum. Electron.*, 38, pp. 703–710, 1992.
 - [46] M.T. Sun, T.C. Chen and A.M. Gottlieb, VLSI implementation of a 16×16 Discrete Cosine Transform, *IEEE Trans. Circuits Syst.*, 36, pp. 610–617, 1989.

-
- [47] C.T. Chiu and K.J.R. Liu, Real-time parallel and fully-pipelined two-dimensional DCT lattice structures with application to HDTV systems, *IEEE Trans. CSVT*, 2, pp. 25–37, 1992.
- [48] C.T. Chiu and K.J.R. Liu, Parallel implementation of transform based DCT filter bank for video communications, *IEEE International Conference on Consumer Electronics*, Chicago, IL, pp. 152–153, 1994.
- [49] N. Subramani and T. Ogunfunmi, VLSI design and implementation of a DCT chip for video compression using synthesis tools, *37th Midwest Symp. Circuits and Systems*, Lafayette, LA, 1994.
- [50] P. Pirsch, N. Demassieux and W. Gehrke, VLSI architectures for video and audio coding – A survey, *Proceedings of IEEE*, 83, pp. 220–246, 1995.
- [51] C. Chen, T. Chang and C. Jen, The IDCT processor on the adder-based distributed arithmetic, *Proceedings of Symp. VLSI Circuits*, pp. 36–37, 1996.
- [52] C.Y. Hung and P. Landman, Compact inverse discrete cosine transform circuit for MPEG video decoding, *Proceedings of IEEE Workshop Signal Processing Systems*, pp. 364–373, 1997.
- [53] T. Xanthopoulos and A. Chandrakasan, A low-power IDCT macrocell for MPEG2 MP@ ML exploiting data distribution properties for minimal activity, *Proceedings of Symposium VLSI Circuits*, pp. 38–39, 1998.
- [54] Tian-Sheuan Chang, Chin-Sheng Kung and Chein-Wei Jen, A simple processor core design for DCT/IDCT, *IEEE Trans. Circuits Syst. Video Technol.*, 10, pp. 439–447, 2000.
- [55] C.M. Wu and A. Chiou, A SIMD systolic architecture and VLSI chip for the two-dimensional DCT and IDCT, *IEEE Trans. Consum. Electron.* 39, pp. 859–869, 1993.
- [56] D.V.R. Murthy, S. Ramachandran and S. Srinivasan, Parallel implementation of 2D-discrete cosine transform using EPLDs, *International Conference on VLSI Design*, Goa, January, 1999.
- [57] S. Ramachandran, S. Srinivasan and R. Chen, EPLD-based Architecture of Real Time 2D-Discrete Cosine Transform and Quantization for Image Compression, *IEEE International Symposium on Circuits and Systems (ISCAS '99)*, Orlando, Florida, May–June 1999.
- [58] S. Ramachandran and S. Srinivasan, A novel, automatic quality control scheme for real time image transmission, *VLSI DESIGN J.*, USA, 14(4), pp. 329–335, 2002.
- [59] J.D. Markel, FFT pruning, *IEEE Trans. Audio, Electroacoust.*, AU-19, pp. 305–311, 1971.
- [60] K. Nagai, Pruning the decimation in time FFT algorithm with frequency shift, *IEEE Trans. Acoust., Speech and Signal Proc.*, ASSP-34, pp. 1008–1010, 1986.
- [61] Z. Wang, Pruning the fast discrete cosine transform, *IEEE Trans. Commun.*, COM-39, pp. 640–643, 1991.
- [62] A.N. Skodras, Fast discrete cosine transform pruning, *IEEE Trans. Signal Proc.*, 42, pp. 1833–1836, 1994.
- [63] N.P. Walmsley, A.N. Skodras and T.M. Curtis, A fast picture compression technique, *IEEE Trans. Consum. Electron.*, CE-40, pp. 11–19, 1994.
- [64] S.R. Rangarajan and S. Srinivasan, Fast image compression by adaptive pruning, *Proceedings of the Conference on Signal Processing, Communications and Networking*, Indian Institute of Science, Bangalore, India, 1997.
- [65] S. Venkatesh, Design and implementation of an efficient progressive image transmission system using pruning algorithms and a parallel architecture, Thesis work for the degree of Master of Science (by research), Department of Electrical Engineering, Indian Institute of Technology, Madras, 1998.

-
- [66] L.D. Vos and Stegherr, Parameterized VLSI architectures for the full-search block-matching algorithm, *IEEE Trans. Circuits Syst. Video Technol.*, 36, pp. 1309–1316, 1989.
- [67] L.D. Vos, M. Stegherr and T.G. Noll, VLSI architectures for the full search block matching algorithm, *ICASSP'89*, Glasgow, Scotland, pp. 1687–1690, 1989.
- [68] S. Chang, J.H. Hwang and C.W. Jen, Scalable array architecture design for full search block matching, *IEEE Trans. CSVT*, 5, pp. 332–343, 1995.
- [69] S.C. Cheng and H.M. Hang, A comparison of block matching algorithms mapped to systolic array implementation, *IEEE Trans. Circuits Syst. Video Technol.*, 7, pp. 741–757, 1997.
- [70] M.J. Chen, L.G. Chen and T.D. Chieh, One-dimensional full search motion estimation algorithm for video coding, *IEEE Trans. Circuits Syst. Video Technol.*, 4, pp. 504–509, 1994.
- [71] H.M. Jong, L.G. Chen and T.D. Chieh, Parallel architectures for three step hierarchical search block matching algorithm, *IEEE Trans. Circuits Syst. Video Technol.*, 4, pp. 407–417, 1994.
- [72] A. Puri, H.M. Hang and D.L. Schilling, An efficient block matching algorithm for motion-compensated coding, *Proc. IEEE Int. Conf. Acoust., Speech and Signal Proc.*, pp. 1063–1066, 1987.
- [73] M. Ghanbari, The cross-search algorithm for motion estimation, *IEEE Trans. Commun.*, 38, pp. 950–953, 1990.
- [74] E. Chan and S. Panchanathan, Motion estimation architecture for video compression, *IEEE Trans. Consum. Electron.*, 39, pp. 292–297, 1993.
- [75] L.W. Lee, J.F. Wang, J.Y. Lee and J.D. Shie, Dynamic search window adjustment and interlaced search for block-matching algorithm, *IEEE Trans. Circuits Syst. Video Technol.*, 3, pp. 85–87, 1993.
- [76] B. Liu and A. Zaccarin, New fast algorithms for the estimation of block motion vectors, *IEEE Trans. Circuits Syst. Video Technol.*, 3, 1993.
- [77] R. Li, B. Zeng and M.L. Liou, A new three-step search algorithm for block motion estimation, *IEEE Trans. Circuits Syst. Video Technol.*, 4, pp. 438–442, 1994.
- [78] W. Li and E. Salari, Successive estimation algorithm for motion estimation, *IEEE Trans. Signal Proc.*, 4, pp. 105–107, 1995.
- [79] K.M. Nam, A fast hierarchical motion vector estimation algorithm using mean pyramid, *IEEE Trans. CSVT*, 5, pp. 344–351, 1995.
- [80] L.M. Po and W.C. Ma, A novel four-step search algorithm for fast block motion estimation, *IEEE Trans. Circuits Syst. Video Technol.*, 6, pp. 313–317, 1996.
- [81] Zhongli He and Ming L. Liou, A high performance fast search algorithm for block matching estimation, *IEEE Trans. Circuits Syst. Video Technol.*, 7, pp. 826–828, 1997.
- [82] J.Y. Tham, S. Ranganath, M. Ranganath and A.A. Kassim, A novel unrestricted center-biased diamond search algorithm for block motion estimation, *IEEE Trans. Circuits Syst. Video Technol.*, 8, pp. 369–377, 1998.
- [83] Vassilios Christopoulos and Jan Cornelis, A center-based adaptive search algorithm for block motion estimation, *IEEE Trans. Circuits Syst. Video Technol.*, 10, pp. 423–426, 2000.
- [84] R. Srinivasan and K. R. Rao, Predictive coding based on efficient motion estimation, *IEEE Trans. Commun.*, COM-33, pp. 888–896, 1985.
- [85] S. Ramachandran and S. Srinivasan, FPGA implementation of a novel, fast motion estimation algorithm for real-time video compression, *ACM International Symposium on Field-Programmable Gate Arrays*, Monterey, California, February, 2001.

-
- [86] K.M. Yang and D.J. Le Gall, Hardware design of a motion video decoder for 1–1.5 Mbps rate applications, *Signal Proc.: Image Commun.*, 2, pp. 117–126, 1990.
- [87] Y. Kim, C. Rim and B. Min, A block matching algorithm with 16:1 sub-sampling and its hardware design, *IEEE International Symposium on Circuits and Systems*, 1, Seattle, WA, pp. 613–616, 1995.
- [88] T.N.R. Rajesh, Optimization of fast search block matching motion estimation algorithms and their VLSI implementation, Thesis work for the degree of Master of Science (by research), Department of Electrical Engineering, Indian Institute of Technology, Madras, 1999.
- [89] Yi-Shin Tung, Chia-Chiang Ho and Ja-Lung Wu, MMX-based DCT and MC Algorithms for real-time pure software MPEG decoding, *IEEE Computer Society Circuits and Systems, Signal Processing*, 1, Florence, Italy, pp. 357–362, 1999.
- [90] T. Koga, K. Llinuma, A. Hirano, Y. Llinuma and T. Ishiguro, Motion-compensated interframe coding for video conferencing, *Proceedings of NTC 81*, New Orleans, LA, C9.6.1–C9.6.5, 1981.
- [91] Chok-Kwan Cheung and Lai-Man Po, Normalized partial distortion search algorithm for block motion estimation, *IEEE Trans. Circuits Syst. Video Technol.*, 10, pp. 417–422, 2000.
- [92] G. Lakhani, Improved Equations for JPEG’s Blocking Artifacts Reduction Approach, *IEEE Trans. Circuits Syst. Video Technol.*, 7(6), pp. 930–934, December 1997.
- [93] R. Rosenholtz and A. Zakhor, Iterative procedures for reductions of blocking effects in transform image coding, *IEEE Trans. Circuits Syst. Video Technol.*, 2, pp. 91–95, Mar. 1992.
- [94] Y.Q. Zhang, R.L. Pickholtz and M.H. Loew, A new approach to reduce the blocking effect of transform coding, *IEEE Trans. Commun.*, 41, pp. 299–302, February 1993.
- [95] Y. Yang, N.P. Galatsanos and A.K. Katsaggelos, Iterative projection algorithm for removing the blocking artifacts of block-DCT compressed images, *IEEE Conf. Acoustics, Speech and Signal Processing*, pp. 408–412, 1993.
- [96] Zhen Li and Edward J. Delp, Block artifact reduction using a transform-domain Markov random field model, *IEEE Trans. Circuits Syst. Video Technol.*, 15(12), pp. 1583–1593, December 2005.
- [97] Y. Yang, N.P. Galatsanos and A.K. Katsaggelos, Regularized reconstruction to reduce blocking artifacts of block discrete cosine transform compressed images, *IEEE Trans. Circuits Syst. Video Technol.*, 3, pp. 421–432, December 1993.
- [98] XESS Corp., Raleigh, NC, www.xess.com.
- [99] Avnet Inc., Phoenix, AZ, www.avnet.com.
- [100] Nu Horizons Electronics Corp., Melville, NY, <http://www.nuhorizons.com>
- [101] Diligent Inc., Pullman, WA, <http://www.diligentinc.com/>
- [102] Open cores, <http://www.opencores.org>
- [103] S. Ramachandran and S. Srinivasan, Design and implementation of an EPLD-based variable length coder for real time image compression applications. *IEEE International Symposium on Circuits and Systems (ISCAS)*, Geneva, Switzerland, May, 2000.
- [104] S. Ramachandran and S. Srinivasan, A fast, FPGA-based MPEG-2 video encoder with a novel automatic quality control scheme, *Elsevier, J. Microprocessors Microsystems*, UK, 25, pp. 449–457, 2002.
- [105] H. Park and V.K. Prasanna, Area efficient VLSI architectures for Huffman coding, *IEEE Trans. on Circuits Syst. Video Technol.*, 40, pp. 568–575, 1993.

- [106] D.A. Huffman, A method for the construction of minimum-redundancy codes, Proceedings of IRE 40, 1952.
- [107] H.C. Chang, L.G. Chen Y.C. Chang and S.C. Huang, A VLSI architecture design of VLC encoder for high data rate video/image coding, IEEE International Symposium on Circuits and Systems, Orlando, Florida, pp. iv 398–401, 1999.
- [108] S.F. Chang and D.G. Messerschmitt, Designing high throughput VLC decoder part-1 concurrent VLSI architectures, IEEE Trans. Circuits Syst. Video Technol., 2, pp. 187–196, 1992.
- [109] H.D. Lin and D.G. Messerschmitt, Designing high throughput VLC decoder part-2 concurrent VLSI architectures, IEEE Trans. Circuits Syst. Video Technol., 2, pp. 197–206, 1992.
- [110] R. Hashermian, Design and hardware implementation of a memory efficient Huffman decoding, IEEE Trans. Consum. Electron., 40, pp. 345–352, 1994.
- [111] C.T. Hsieh and S.P. Kim, A concurrent memory-efficient VLC decoder for MPEG applications, IEEE Trans. Consum. Electron., 42, pp. 439–445, 1996.
- [112] R. Saito, VLSI implementation of a variable-length coding processor for real time video, Proceedings of IEEE Workshop on Visual Signal Processing and Communication, Hsinchu, Taiwan, ROC, pp. 87–90, 1991.
- [113] J. Jeong and J.M. Jo, Adaptive Huffman coding of 2-D DCT coefficients for image sequence compression, Signal Proc.: Image Commun., 7, pp. 1–11, 1995.

Index

0

0.105 micron technology, 108

A

A to D converters, 108
ABS, 660
AC coefficients, 432
Actel, 23
adder, 5
AGP, 489
Alarm Annunciator, 664
Algorithmic State Machine (ASM),
33, 87
algorithms, 11, 28, 417, 675
Altera, 26, 280
always block, 112
application specific instruction
processors, 8
architecture, 28, 473, 487, 599, 689
Arithmetic Logic Unit, 60
ASCII Code, 40
ASIC, 8
ASM chart, 487
assemblers, 9
assign statements, 110
Auto-focus cameras, 662
automatic pruning level control
algorithm, 435
Automatic Quality Control, 431
automatic transmission, 660
automotive, 8, 659, 660
avionic, 7, 659
Avnet, 555

B

back annotation, 29, 299
bandwidth, 3
behavioral, 109, 119
binary coded decimal (BCD), 38
binary counter, 79
binary numbers, 34
Biometrics, 672
bit stream, 13, 15, 16, 305, 328, 329,
336, 432, 589
bit-rate, 12
bits per pixel, 452
block matching algorithm, 417, 453
Block RAMs, 17
Bluetooth, 6
Bottom-up design, 223
Boundary Scan, 19
bus arbitration, 487

C

case statement, 115
cell phone, 6, 671
cellular communications, 3
characteristic equation, 67
characteristics table, 71
CLB, 18
clock speed, 299
Clock transition, 68
coarse grain configuration, 27
Coding Organization, 139
combination, 51
comparator, 5
Compilation, 15, 227, 255

compilation errors, 282
compilers, 9
complex algorithm, 372
complex instruction set computers,
8
compression, 10, 450
computationally intensive, 371
computer aided design, 3
CAD, 3
Concatenation, 111
concurrent processing, 337
configuration, 19, 297
constant bit rate, 431
constraints, 299
constraints file, 296
control system, 659
controller, 359, 362
controller design, 352
counter, 60, 80, 82, 127
critical paths, 261

D

D flip-flop, 123
D to A converters, 108
data acquisition systems, 8
data flow, 18, 109
data flow structure, 119
data processing systems, 8
DC coefficient, 432
DCT coefficients, 421, 432
DCTQ, 28, 473, 503
DCTQ algorithm, 419
debounce, 560
decoder, 5, 53
demo set-up, 589
Demodulator for satellite
communication, 7, 663
demultiplexer, 5, 53, 116
Design Manager, 295
design methodology, 14, 29, 222
development cycle, 219
development cycle time, 659
development system, 16
Digilent Inc., 555
digital cable TV, 13

Digital cinema systems, 665
Digital Clock Manager, 18
digital signal processors, 8
DSP, 8
Digital System Design, 79
disadvantages in schematic design,
108
Discrete Cosine Transform (DCT),
12, 417, 418, 487
Discrete Wavelet Transforms, 12
Distributed RAM, 20
downloading, 16, 592, 652
Dual Address ROM Design, 325
dual RAM, 336, 337, 346, 349, 351
dual-port, 18
duty cycle, 75

E

EDIF, 221, 256, 272
EDIF file, 267
Electro cardiograph, 7
electronic design automation, 3
EDA, 3
Electrostatic precipitator (EP)
controller, 664, 676
embedded systems, 4, 9, 660, 667,
673
emulators, 9
encoder, 5
Encryption/decryption, 7, 663
EPLD, 280
EPROM, 19
EPS, 660
Error correction codes, 663
error detection and correction
techniques, 14
Error Detection Code, 42
even parity, 43
excitation tables, 71
external RAM, 352, 358, 361

F

fall time, 74
falling edge, 65

fast one-at-a-time step search
 (FOSS) algorithm, 453
FFT, 432
Field programable gate arrays, 4
 FPGA, 4
fine grain configuration, 27
finite state machine (FSM), 135
Fire wire, 488
fixed pruning level control, 421
fixed-point arithmetic, 371
Flash PROM, 19
Flash RAM, 557
Flight simulator, 662
flip-flop, 33
 D, 66
 JK, 66
 RS, 66
 T, 66
floating point arithmetic, 371
floor plan, 299
Floor Planner, 295
FOSS motion estimation processor,
 479
FPGA based Systems, 10
FPGA boards, 555
FPGA/ASIC Implementations, 659
frequency of operation, 260
FSM Viewer, 268
full adder, 57, 118
full reconfiguration, 27
full subtractor, 59
full_case, 271

G

gate count, 15, 329, 365, 413
gates, 33, 47
glitches, 193
Global positioning system, 7, 661
Gray codes, 39
GSM, 6

H

H.261, 11
H.263, 28
H.264, 12, 548, 684

H.264 codec, 666
half adder, 56
half subtractor, 58
Hamming code, 43
hardware architecture, 15
hardware design language, 10, 107
hardware setup, 649
Hardware/software co-design, 9
HDTV, 11
header information, 689
hexadecimal, 34
high resolution motion pictures, 10
hold time, 75, 76, 194
human visual system, 14

I

IEEE standards, 109
image block, 432
implementations, 11
Information Technology, 3
 IT, 3
injecting errors, 282
Instrument landing system, 7, 662
integrated circuits, 3
 IC, 3
intellectual property, 222
Inverse Discrete Cosine Transform
 (IDCT), 13
Inverse Quantization (IQ), 13
IOB, 18
Ipods, 6
IQIDCT, 28
ISO, 11
ITU, 11

J

JPEG, 11
JPEG 2000, 12, 684
JPEG 2000 codec, 666
JTAG, 19

K

Karhunen Loeve Transform (KLT),
 418
Karnaugh map, 33, 48, 256

L

LAN/WAN, 8
large scale integration, 5
 LSI, 5
latch, 199, 271
latency, 374
levels of abstraction, 109
library, 659
linkers, 9
logic analyzer, 9, 16
logic optimization, 15
low power design, 13
luminance, 14
LUT, 18, 232, 268

M

Machine vision, 664
magnitude comparator, 55, 121
Majority Logic, 111
mapping, 255, 297
master-slave configuration, 68
Matlab, 219, 417, 435, 675
maxterm, 33, 46
medical, 659
medium scale integrated circuits, 60
medium scale integration, 5
 MSI, 5
Mentor Graphics, 29
Metastability of Flip-flops, 78
microcontrollers, 8
minterm, 33, 45
mixed signal, 4
Modelsim, 29, 217, 225
motion estimation, 14, 417
motion estimation algorithm, 453
MP3 players, 6
MPEG, 10, 11
MPEG 1, 12
MPEG 2, 12, 684
MPEG 2 codec, 666
MPEG 4, 12
MPEG 4, Part 10, 12
MPEG 7, 12
MRI/CT scan, 7
multimedia applications, 13

multiplexer, 5, 52, 114
Multiplier, 18
Multiplier Design, 397

N

Network switches/routers, 7
next state, 67
Non-retriggerable Monoshot, 128
nonvolatile memory, 19
north bridge, 488
NTSC/PAL/SECAM, 6, 666
Nu Horizons, 555

O

octal, 34
one-hot, 199
ones complement, 35
optical shaft encoder, 39
optimization, 13, 255, 276
orthogonal transform, 433

P

packages, 15
PAL, 33
parallel processing, 10
Parallel Signed Adder Design, 382
Parallel to Serial Converter, 133
parallel_case, 271
parallelism, 371
partial reconfiguration, 27
Partition, 37
 Data Width, 374
 Functionality, 375
pattern generator, 16
pattern sequence detector, 137
PCI bus arbiter, 487
PDA, 6
peripheral connect interface (PCI)
 bus, 336
pipelining, 10, 321, 371, 374, 382
place and route, 15, 295, 297, 328,
 335, 351, 365
place and route results, 395, 413, 538
place and route tools, 10

populated electronic cards, 675
Post-processing an Image, 539
power considerations, 13
Power consumption, 13
Pre-processing, 539
present state, 67
primitive gates, 119
priority encoder, 198
Programmable Array Logic, 29, 65
Programmable Logic Array, 64
Programmable Logic Controllers, 8, 664
Programmable Logic Devices, 5, 61
Programmer, 9, 10, 15
project design, 4
Project Navigator, 295, 302
Projects suggested, 659
Propagation delay, 77, 256
Pruning level, 421
Pruning Level Based Control, 478
PSNR, 450, 463

Q

Quadrature amplitude modulator, 7, 663
quality (PSNR), 435
Quantization (Q), 12, 487
Quantized DCT coefficients, 432
Quine McCluskey, 51, 256

R

Random Access Memory (RAM), 74
rapid prototyping, 10
Rapper controller, 664
rate control, 431
raw format, 11
raw video data, 489
Read-Only Memory, 63
real-time applications, 3
Reconfigurable, 27
reconfiguration, 15
reconstructed image, 450
reduced instruction set computers, 8
Register Transfer Level, 187

registers, 125
Report, 305
report file, 260
Reset, 70
rise time, 75
rising edge, 65
Robot controller, 664
RTL, 255
RTL Coding, 195
RTL coding guidelines, 29, 187, 675
RTL coding style, 187
RTL view, 256, 262, 263, 268, 351, 363

S

SCADA, 664
schematic circuit diagram, 255
sea-of-gates, 15
Security, 305
sequential, 50
serial channel, 11, 432
serial EPROM, 16
Set, 70
setup time, 75, 76
Shift Operations, 112
shift register, 20, 74, 131
Signed Adder, 375
Signed Serial Adder, 375
sign-magnitude notation, 37
Simulation, 15, 217, 225, 227
simulation results, 325, 333, 346, 361, 532, 584, 653
skew, 75
slack time, 261, 267
slices, 20, 336, 413
small scale integrated circuits, 60
small scale integration, 5
SSI, 5
source file, 316
Spartan-3, 16, 26
spatial, 433
Specification, 15, 597
speed grades, 15
speed of processing, 13
standard reference, 418
Standards, 12

- state graph, 33
- static or dynamic reconfigurability, 27
- STD/VME bus cards, 9
- still images, 12
- stimuli, 165
- Stratix II FPGA, 26
- structural realization, 119
- sub-sampling of chrominance, 14
- Surveillance, 672
- SVGA, 488
- synchronous circuits, 66
- synchronous design practices, 187
- Synopsys full case, 199, 275
- Synopsys parallel case, 199, 275
- Synplicity Inc., 29
- Synplify, 29, 255, 285
- Synplify log report, 271
- Synplify results, 349, 363, 395, 410, 537, 586
- synthesis, 10, 255, 327
- synthesizable, 29
- system level integration, 5
 - SLI, 5
- system-on-chip, 5, 674
 - SOC, 5

T

- Technology view, 255
- temporal, 433
- test bench, 29, 165, 323, 343, 358, 527
- threshold energy, 432, 434
- throughput, 371, 374
- timer, 128
- timing diagram, 165, 303
- toggle, 71
- top-down design, 223
- Toy robots, 672
- transform coding, 433
- translation, 297
- tri-state, 18
- tri-state buffers/inverters, 120
- troubleshooters, 9
- Tsunami warning system, 672
- twos complement, 33, 35, 383

U

- ultra large scale integration, 5
 - ULSI, 5
- unary, 44
- universal asynchronous receiver transmitter, 43
- unmanned aircraft control, 662
- unmanned railway line crossing, 665
- user constraint file, 588

V

- Variable Length Coding (VLC), 12, 28, 688
- Variable Length Decoding (VLD), 13, 28
- vending machine, 93, 665
- vendor-specific modules, 222
- verification, 16, 417
- Verilog, 10, 15
- very large scale integration, 3
 - VLSI, 3
- VHDL, 10
- video codecs, 10, 417, 488
- Video Compression, 11
- video conferencing, 12
- video data compression standards, 418
- Video game consoles, 672
- Video Grabber, 488
- video processing, 3, 659, 661
- video scaling, 10
- video telephony, 12
- Virtex II Pro series FPGAs, 26
- Virtex series, 15, 257
- Virtex-4, 26
- Virtex-E, 327
- VLSI Design Flow, 217

W

- wafer, 3
- waveform analysis, 15
- Wireless remote control, 662

X

XC4000, 26

XESS, 555

XGA, 488

Xilinx, 15, 29, 280, 555